Yield-reliability modeling: application to large processors

Show full item record

Title: Yield-reliability modeling: application to large processors
Author: Wilde, Jason Alan
Abstract: This thesis describes an experiment that was performed on a large processor with embedded static random access memory (SRAM ) with built -in redundancy , manufactured using modern very large scale integration (VLSI ) technologies . This experiment will serve to prove the hypothesis that redundant SRAM on a large processor can be used for reliability modeling not only for the SRAM , but also for the functional areas of the device . In order to apply the results of this experiment to production methodology , an existing model that can give the probability of a device failing after it has been repaired using redundant SRAM will be presented and verified . This model can serve as a filter for devices that enter reliability testing , which is costly and time consuming .
URI: http : / /hdl .handle .net /2346 /22087
Date: 2005-12


Yield-reliability modeling: application to large processors. Master's thesis, Texas Tech University. Available electronically from http : / /hdl .handle .net /2346 /22087 .

Files in this item

Files Size Format View
jwilde_MSEE_Thesis_v2.pdf 1.982Mb application/pdf View/Open

This item appears in the following Collection(s)

Show full item record

Search DSpace

Advanced Search